Synthesis of Low-Power Area Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Using Hybrid Form
ثبت نشده
چکیده
Accepted 28 January 2016 Available online 10 February 2016
منابع مشابه
Efficient VLSI Architectures for FIR Filters
The Finite Impulse Response (FIR) filters are widely used in many Digital Signal Processing (DSP) applications. For these applications, the low power, less area, high speed and low complexity FIR filter architectures are required. The researchers have proposed many FIR filters to meet the above design specifications. This paper is focused on the some efficient reconfigurable FIR filter architec...
متن کاملAn Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Synthesis
This paper proposes a reconfigurable finite impulse response (FIR) filter using constant multiplier algorithm with applying pipeline technique. To design a high performance Reconfigurable fir filter, according to the proposed constant multiplier algorithm with Retiming pipelining method has been applied in co-efficient generator block. This method capable of reducing the switching activity of c...
متن کاملTranspose Form Block Fir Filter Configuration for Area Delay Efficient Realization of Reconfigurable Applications
Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. However, transpose form configuration does not directly support the block processing unlike direct form configuration. In this paper, we explore the possibility of realization of block FIR filter in transpo...
متن کاملConstant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub- Expression Elimination for FIR Filter
This paper presents an efficient constant multiplier architecture based on vertical-horizontal binary common subexpression elimination (VHBCSE) algorithm for designing a reconfigurable finite impulse response (FIR) filter whose coefficients can rapidly change in real time. To design an efficient reconfigurable FIR filter, according to the proposed VHBCSE algorithm, 2-bit binary common sub-expre...
متن کاملReconfigurable architecture of RNS based high speed FIR filter
In this paper, a high speed reconfigurable FIR filter with multiple taps using accumulator based radix-4 multiplier is proposed. The 3n-bit binary input is converted into three residues using binary to residue number system (RNS) converter and then processed in three FIR sub filters constructed in direct form. The filter structure is implemented with a multiply and accumulate (MAC) architecture...
متن کامل